

F 16

7




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

7/34




FIG. 7






FIG. 8








FIG. 11





FIG. 12






FIG. 14




FIG. 15





FIG. 16






FIG. 18




FIG. 19





FIG. 20







FIG. 22






FIG. 24




FIG. 25

•




FIG. 26

20/34




FIG. 2




FIG. 28

	:	•	► TIME	
1 FRAME		9#	9	
	TE2	\$#	9	
		# 4	9	
		#2	വ	
	TE3	#4	ഹ	
	H .	#3	വ	
		#5	· LO	
	<u></u>	#	4	6
	핃	#4	4	F16 29
	TE3	#	က	
		#3	2	
	TE2	#2	2	
		#	2	
	TE1	#3	-	
		#2		
		#		
	SLOT	PACKET	S	

IG. 29

			L F	1ME	
DATA		9#			
		#4	=	-	
		#3		·	
DER	DER	#2			. 30
IP HEADER		#1			FIG. 30
IP PACKET (UPPER LAYER)		TRANSMISSION-RECEPTION PACKET		NS	




FIG. 31





FIG. 32



· FIG. 33




FIG. 34






FIG. 35A



F.IG. 35B






FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43